



# **MB55 IDTV**

## **SERVICE MANUAL**

## TABLE OF CONTENTS

1.	INTRODUCTION .....	3
	A. GENERAL BLOCK DIAGRAM .....	4
	B. PLACEMENT OF BLOCKS .....	5
2.	T/T2/C/A TUNER (U119) .....	6
3.	S/S2 TUNER (U125) OPTIONAL .....	8
4.	T2 or S/S2 DEMODULATOR (U106) OPTIONAL .....	10
5.	LNB SUPPLY and CONTROL IC (U108) WITH SAT OPTIONAL .....	13
6.	AUDIO AMPLIFIER STAGE .....	16
	A. AD87587 (U124) (OPTIONAL FOR 6W and 8W PRODUCTS).....	16
	B. TS4962M (U122 & U123) (OPTIONAL FOR 2.5W PRODUCTS).....	21
	C. DRV632 (U121) (OPTIONAL HP DRIVER FOR 2.5W PRODUCTS).....	22
7.	POWER STAGE .....	23
	A. RT7278 (U101) (3A) – RT7240 (U101) (5A) .....	24
	B. MP1498 (U103 & U104) (2A).....	26
	C. TLV70033 (U107) .....	28
	D. TLV1117LV15 (U111).....	30
	E. LM1117 (U102 & U105) .....	31
8.	SHORT CCT PROTECTION CIRCUIT .....	33
9.	MICROCONTROLLER – Novatek .....	34
	A. NT72567 (MAIN IC) (U112).....	34
10.	USB INTERFACE .....	44
11.	DDR3 SDRAM K4B1G1646G 1GB G-DIE (U113) .....	45
12.	SCALER AND LVDS SOCKETS .....	48
13.	PANEL SUPPLY SWITCH CIRCUIT .....	48
14.	SPI FLASH MEMORY .....	49
	A. 3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI (U114).....	50
	B. 3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI (U115).....	52
15.	CONNECTORS .....	55
	A. SCART (SC100) .....	55
	B. HDMI (CN115, CN116) .....	56
	C. USB (CN112).....	56
	D. VGA (CN117).....	57
	E. ETHERNET (CN114).....	57
	F. COMMON INTERFACE (CI) (CN106) .....	58
16.	SERVICE MENU SETTINGS .....	58
	A. VIDEO SETTINGS .....	59
	B. AUDIO SETTINGS .....	59
	C. OPTIONS SETTINGS .....	60
	D. TUNNING SETTINGS .....	61
	E. SOURCE SETTINGS .....	62
	F. DIAGNOSTIC .....	62
	G. USB OPERATIONS .....	63
17.	SOFTWARE UPDATE .....	63
18.	TROUBLESHOOTING .....	64
	A. NO BACKLIGHT PROBLEM .....	64
	B. CI MODULE PROBLEM .....	65
	C. LED BLINKING PROBLEM .....	67
	D. IR PROBLEM .....	68
	E. KEYPAD OR TOUCHPAD PROBLEM .....	69
	F. USB PROBLEMS .....	70
	G. NO SOUND PROBLEM AT MAIN SPEAKERS .....	70

H.	NO SOUND PROBLEM AT HEADPHONE.....	71
I.	STANDBY ON/OFF PROBLEM .....	72
J.	DVD PROBLEM.....	72
K.	NO SIGNAL PROBLEM .....	73

# 1. INTRODUCTION

17MB55 main board is driven by Novatek NT72568. This IC is capable of handling Video and audio processing, Scaling-Display processing, 3D comb filter, OSD and text processing, LVDS/mini-LVDS transmitting, channel and MPEG2/4 decoding, integrated DVB-T/C demodulators and media center functionality.


TV supports PAL, SECAM, NTSC color standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo. Also DVB T, DVB-C is supported internal demodulators of Novatek IC and DVB-S/S2 and DVB-T2 are supported with external demodulator.

Sound system output is supplying maximum 2X8W (less 10%THD at max output) for stereo 8Ω speakers. Also there are 2 more audio power options, 2X6W @8 Ω and 2X2.5W @4 Ω

## **Supported peripherals are;**


- 1 RF input VHF I, VHF III, UHF @ 75Ohm (Common)
- 1 Sat RF input @ 75Ohm (Optional)
- 1 Side AV (CVBS, R/L Audio) (Common)
- 1 SCART socket (Common)
- 1 PC input (Common)
- 2 HDMI 1.3 input (1 HDMI input is common, 1 input is optional)
- 1 S/PDIF output (Optional)
- 1 Headphone (Common)
- 1 Common Interface (Common)
- 1 USB (Common)
- 1 On-board Keypad (Optional)
- 1 External keypad Touchpad/Tact switch (Optional)

## A. GENERAL BLOCK DIAGRAM



VETTEL ELECTRONICS  
T772568-000P  
FM772568-000B  
DATE : 16/11/2012  
Drawn By : Dan Davis  
Title : Electronic

## B. PLACEMENT OF BLOCKS




## 2. T/T2/C/A TUNER (U119)

The Si2158 is Silicon Labs' fourth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wire wound inductors or LNAs, the Si2158 offers the lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2158 maintains very high linearity and low noise to deliver superior picture quality and a higher number of received stations when compared to other silicon tuners and discrete MOPLL-based tuners. The Si2158 also incorporates a harmonic-rejection mixer to deliver excellent Wi-Fi and LTE immunity. For the best performance with next-generation digital TV standards such as DVB-T2/C2, the Si2158 delivers industry-leading phase noise performance.


### Features

- Worldwide hybrid TV tuner
  - Analog TV: NTSC, PAL/SECAM
  - Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
  - 42-1002 MHz frequency range
- Industry-leading margin to A/74,NorDig, DTG, ARIB, EN55020,OpenCable™
- Lowest BOM for a hybrid TV tuner
  - No balun at RF input
  - Integrated tracking filters requiring no external inductors or SAW filters
  - Increased ESD protection on 6 pins
- Best-in-class real-world reception
  - Exceeds MOPLL-based tuners
  - Lowest phase noise
  - High Wi-Fi and LTE immunity
- Low power consumption
  - 3.3 V and 1.8 V power supplies
  - 3.3 V single-supply option
- Integrated power-on reset circuit
- Single or separate output pins for ALIF/DLIF connection to SoC
- Standard CMOS process
- 4 x 4 mm, 28-pin QFN package
- RoHS compliant

## Block Diagram



## Pinning



### **3. S/S2 TUNER (U125) OPTIONAL**

The RDA5815s is a fully integrated direct conversion RF front end for DVB-S,DVB-S2&ABS-S,MMDS digital satellite Reception standard CMOS process. The receiving frequency range is from 250MHz to 2150MHz, and the baseband filter's bandwidth can be selected from 4MHz to 40MHz with 1MHz step.


The RDA5815s consists of a variable gain LNA, quadrature down converter, variable IF gain amplifiers, variable low-pass filters, reference oscillator, VCOs, synthesizer and output baseband amplifier to drive external ADC.

Based on RDA's some innovative technique, the rda5815s offers excellent phase noise and very low implementation loss, required for advanced modulation systems such as 8PSK and DVB-S2. This tuner RF IC does not require a balun and its fully integrated design saves valuable board space and simplifies RF layout.


#### **Features**

- Single-Chip RF to baseband Satellite receiver
- CMOS Fully integrated RF front end
- Low noise and wide dynamic range zero IF receiver
- Input frequency range:250 to 2150 MHz
- Input signal level: -100 to 5dBm
- More than 85dB gain control range
- Fully integrated PLL
- Integrated RX VCO
- Integrated baseband LPF with selectable cut-off frequency from 4Mhz to 40Mhz with 1Mhz step
- Integrated LNA with RF AGC
- Integrated reference oscillator
- I2C bus interface
- Automatic gain control
- 0.11um RF CMOS technology
- 3V to 3.6V operations
- Power consumption of less than 600mW
- Lower profile packages 4X4mm QFN24

## Block Diagram



## Pinning



## 4. T2 or S/S2 DEMODULATOR (U106) OPTIONAL

The Si216X family has 3 different IC which are pin to pin compatible. DVB-S/S2 is supported by Si2166 and DVB-T2 is supported by Si2168.

Silicon Labs' DVB-T2 demodulator can accept a standard IF (36 MHz) or low-IF input and supports all modes specified by current DVB-T2 standard. The main features of the DVB-T2 mode are 256 QAM with rotated constellations, SISO and MISO support, FEF management, fully autonomous signal acquisition including automatic L1 signaling parsing, 600 kHz acquisition range, support for all pilot patterns, and DVB-T2/T auto-detection. Optimized DVB-T2 timing acquisition locks in less than 1 second under all echo conditions specified in Nordig 2.2.1. Silicon Labs' innovative LDPC and BCH decoding architecture delivers best-in-class performance for DVB-T2 and DVB-S2 broadcast reception while limiting the size and power consumption of the device. Moreover, the Si2169 uses only two power supplies: 1.2 and 3.3 V.

The satellite demodulation functionality allows demodulating widespread DVB-S, DIRECTV™ (DSS) legacy standards, and new generation DVB-S2 and DIRECTV™ (AMC) satellite broadcasts. A zero-IF interface allows for a seamless connection to market proven satellite silicon tuners. Constant coding modulation (CCM), 64800 bits frame, and a single TS, broadcast profile, are the main specifications of the DVB-S2 demodulator. It also integrates DiSEqC™ 2.0 LNB interface for satellite dish control and an equalizer to compensate for echoes in long cable feeds from the LNB to the satellite tuner RF input.

The Si2169 offers an on-chip blind scanning algorithm for DVB-S/S2 and DVB-C standards, as well as a blind lock subset mode. The DVB-T and DVB-C demodulators leverage field-proven technology of Silicon Labs' Si2161/63/65/67 family of digital television demodulators.

An I<sup>2</sup>C host bus interface is used to configure the device via high-level API Commands. An internal pass-through switch acts as an I<sup>2</sup>C repeater in order to transfer I<sup>2</sup>C commands to the tuner and to provide a "quiet" I<sup>2</sup>C bus to the RF front-end. The Si2169 contains an on-chip crystal oscillator and only requires the connection of a standard crystal or a reference clock. Crystal frequencies between 16 and 30 MHz are supported. Alternatively, a clock signal from 4 to 30 MHz (as available, for example, from the tuner) can be connected to the device's clock input, eliminating the need for a dedicated crystal. Additionally, four flexible multipurpose pins can carry AGC signals to the tuners, tuner AGC freeze signal for FEF and logic or PWM modulated signals.

The Si2169 programmable transport stream interface provides a flexible range of output modes (serial, master parallel, and slave parallel modes) and is fully compatible with all MPEG decoders or conditional access modules to support any customer application. It also embeds memory buffering for de-jittering purposes. In master parallel mode, the TS clock can be set with a constant period. Furthermore, a TS slave parallel mode is available in which the device indicates the availability of TS data in its internal output FIFO to a host, which then reads out this data.

The Si2169 guarantees a low-cost system implementation due to its minimal bill of materials and PCB footprint. A maximum of 24 components (R, C, and crystal, depending on the application selected) and only 20 by 20 mm on a 2-layer PCB are required. The new Si2169 and the former Si2167 (multimedia demodulator for DVB-T/C/S/S2) are pin-to-pin and power supply compatible on the PCB

## Features

### Common Features:

- DSP-based synchronization and demodulation control
  - Embedded ROM/NVM-coded firmware avoids code download and allows immediate operation at startup
  - Supports firmware patch code downloads for in-field upgradeability
- Lock, BER, PER, and SNR indicators
- Fast scanning functionality for all media, including efficient blind scan for satellite and cable
- 12-bit ADCs with independent IF and ZIF inputs for terrestrial/cable and satellite respectively (1 Vpp differential inputs)
- Power consumption: <550 mW in DVB-S2 modes; <450 mW in DVB-T2 modes; <200 mW in DVB-T and DVB-C modes
- Automatic spectral inversion detection for all media
- Clocks derived from 16–30 MHz crystal using an on-chip oscillator or by connection to 4–30 MHz tuner reference clock.
- Clock output to drive a secondary demodulator
- Up to 4 multipurpose ports to control tuners' AGC, and tuner AGC freeze
- Two GPIOs
- Master TS output modes, parallel or serial (with tri-state function)
- Slave TS parallel output interfaces seamlessly to external controllers for USB2.0, PCI-E, etc. External device polls data from on-chip FIFO via GPIF interface
- I<sup>2</sup>C serial bus interfaces (master and host)
- 3.3 and 1.2 V power supplies
- Minimal BOM using standard components
- Ultra-compact QFN-48, 7x7 mm, Pb-free/RoHS-compliant package
- Pin-to-pin compatible with Si2166-B/67-B and Si2168

### For DVB-T2:

- Bandwidth: 1.7, 5, 6, 7 or 8 MHz (and extended bandwidth)
- DVB-T2 versus DVB-T automatic detection
- Carrier recovery: ±600 kHz
- Timing recovery: ±200 ppm
- Supports all DVB-T2 modulation parameters:
  - All guard intervals, all FFT including extended bandwidth, all pilot patterns,
  - All rotated and not-rotated constellations, all code rates and frame sizes.
- Accepts up to 255 PLP(s) and outputs the data PLP + the common PLP on a single TS
- FEF management with available output signal to freeze tuner AGC during FEF
- Advanced terrestrial channel equalizer
- State-of-the-art impulsive noise protection algorithm
- CPE compensation to counteract tuner phase noise

### For DVB-T:

- Bandwidth: 6, 7, 8 MHz. ACI filtering for 7 MHz channels enables use of a fixed 8 MHz IF filter
- Carrier recovery: ±600 kHz
- Timing recovery: ±200 ppm
- Advanced terrestrial channel equalizer
- State-of-the-art impulsive noise protection algorithm
- CPE compensation to counteract tuner phase noise


### For DVB-C:

- DFE equalizer specific for cable network
- Carrier recovery: ± 11% of Symbol rate
- Timing recovery: ±1000 ppm


### For DVB-S/S2:

- Programmable carrier recovery range
- Timing recovery: ±1000 ppm

## Block Diagram



## Pinning



## 5. LNB SUPPLY and CONTROL IC (U108) WITH SAT OPTIONAL

Intended for analog and digital satellite receivers/Sat-TV and Sat-PC cards, the LNBH29 series is a monolithic voltage regulator and interface IC, assembled in QFN16 (3x3) and QFN16 (4x4) specifically designed to provide the 13 / 18 V power supply and the 22 kHz tone signaling to the LNB down-converter in the antenna dish or to the multi-switch box. In this application field, it offers a complete solution with extremely low component count, low power dissipation together with a simple design and I<sup>2</sup>C standard interfacing.


This IC has a built-in DC-DC step-up converter that, from a single source from 9 V to 17.5 V, generates the voltages (VUP) that allow the linear post-regulator to work with a minimum.

Dissipated power of 0.5 W typ. @ 500 mA load (the linear post-regulator drop voltage is internally kept at VUP - VOUT = 1 V typ.). The IC is also provided with an under voltage lockout circuit that disables the whole circuit when the supplied VCC drops below a fixed threshold (4.7 V typically). The step-up converter is provided with a soft-start function which reduces the inrush current during startup. The SS time is internally fixed at 4 ms typ. To switch from 0 to 13 V and 6 ms typ. to switch from 0 to 18 V.

### **Features**


- Complete interface between LNB and I<sup>2</sup>C bus
- Built-in DC-DC converter for single 12 V supply operation and high efficiency (typ. 93% @ 0.5 A)
- Selectable output current limit by external resistor
- Compliant with main satellite receiver output voltage specifications
- Accurate built-in 22 kHz tone generator suits widely accepted standards
- EXTM pin, auxiliary 22 kHz modulation input (LNBH29E) extends design flexibility
- 22 kHz tone waveform integrity guaranteed also at no load condition
- Low-drop post regulator and high efficiency step-up PWM with integrated power N-MOS allowing low power losses
- Overload and over temperature internal protection with I<sup>2</sup>C diagnostic bits
- LNB short-circuit dynamic protection
- +/- 4 kV ESD tolerant on output power pins

## Block Diagram



## Pinning

Symbol	Parameter	Value	Unit
$V_{CC}$	DC power supply input voltage pins	-0.3 to 20	V
$V_{UP}$	DC input voltage	-0.3 to 40	V
$I_{OUT}$	Output current	Internally limited	mA
$V_{OUT}$	DC output pin voltage	-0.3 to 40	V
$V_I$	Logic input pins voltage (SDA, SCL, DSQIN, ADDR pins)	-0.3 to 7	V
$V_{EXTM}$	EXTM pin voltage	-0.3 to 2	V
$LX$	LX input voltage	-0.3 to 30	V
$V_{BYP}$	Internal reference pin voltage	-0.3 to 4.6	V
$ISEL$	Current selection pin voltage	-0.3 to 3.5	V
$T_{STG}$	Storage temperature range	-50 to 150	°C
$T_J$	Operating junction temperature range	-25 to 125	°C
ESD	ESD rating with human body model (HBM) all pins, unless power output pins	2	kV
	ESD rating with human body model (HBM) for power output pins	4	



Pin n°	Symbol	Name	Pin function
16	LX	N-Mos drain	Integrated N-channel Power MOSFET drain.
2	P-GND	Power ground	DC-DC converter power ground. To be connected directly to the Epad.
5	ADDR	Address setting	Two I <sup>2</sup> C bus addresses available by setting the address pin level voltage.
6	SCL	Serial clock	Clock from I <sup>2</sup> C bus.
7	SDA	Serial data	Bi-directional data from/to I <sup>2</sup> C bus.
8	ISEL	Current selection	The resistor "RSEL" connected between ISEL and GND defines the linear regulator current limit threshold.
9	GND	Analog ground	Analog circuits ground. To be connected directly to the Epad.
10	BYP	Bypass capacitor	Needed for internal pre-regulator filtering. The BYP pin is intended only to connect an external ceramic capacitor. Any connection of this pin to external current or voltage sources may cause permanent damage to the device.
12	V <sub>CC</sub>	Supply input	8 to 17.5 V IC DC-DC power supply.
13	V <sub>OUT</sub>	LNB output port	Output of the integrated very low drop linear regulator.
14	V <sub>UP</sub>	Step-up voltage	Input of the linear post-regulator. The voltage on this pin is monitored by the internal step-up controller to keep a minimum dropout across the linear pass transistor.
3	DSQIN (LNBH29)	DiSEqC tone envelope input	Available for LNBH29 version: this pin accepts DiSEqC envelope codes (TTL compatible) from the main DiSEqC microcontroller. The LNBH29 uses this code to enable the internally generated 22 kHz carrier superimposed to the V <sub>OUT</sub> pin DC voltage.
3	EXTM (LNBH29E)	External 22 kHz tone input	Available for LNBH29E version: the "external tone modulation" input acts on the integrated linear regulator loop to superimpose an external 22 kHz signal to the V <sub>OUT</sub> pin DC voltage. Needs DC decoupling to the AC source.
Epad	Epad	Exposed pad	To be connected with power grounds and to the ground layer through vias to dissipate the heat.
1, 4, 11, 15	N.C.	Not internally connected	Not internally connected pins. These pins can be connected to GND to improve thermal performance.

## 6. AUDIO AMPLIFIER STAGE

### A. AD87587 (U124) (OPTIONAL FOR 6W and 8W PRODUCTS)

The AD87587 is an integrated audio system solution, embedding digital audio process, power stage amplifier, and a stereo 2Vrms line driver, for driving stereo bridge-tied speakers and headphone. Using I2C digital control interface, the user can control AD87587's input format selection, mute and volume control functions. AD87587 has many built-in protection circuits to safeguard AD87587 from connection errors. It can provide 20W output power to stereo amplifiers or 40W output power for mono applications.

#### Features

- 16/18/20/24-bit input with I2S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting) Loudspeaker: 97dB (PSNR), 105dB (DR) @ 24V
- Multiple sampling frequencies (Fs)
  - 32 kHz/ 44.1 kHz / 48 kHz and
  - 64 kHz/ 88.2 kHz / 96 kHz and
  - 128 kHz/176.4 kHz/192 kHz
- System clock = 64x, 128x, 256x, 384x, 512x, 768x, 1024x Fs
  - 256x~1024x Fs for 32 kHz/ 44.1 kHz / 48 kHz
  - 128x~512x Fs for 64 kHz/ 88.2 kHz / 96 kHz
  - 64x~256x Fs for 128 kHz/176.4 kHz/192 kHz
- Supply voltage
  - 3.3V for digital circuit
  - 10V~26V for loudspeaker driver
- Loudspeaker output power for Stereo@ 24V
  - 10W x 2ch into 8\_ @ 0.16% THD+N
  - 15W x 2ch into 8\_ @ 0.18% THD+N
  - 20W x 2ch into 8\_ @ 0.24% THD+N
- Sounds processing including:
  - Volume control (+24dB~−103dB, 0.125dB/step)
  - Dynamic range control
  - Power clipping
  - Channel mixing
  - User programmed noise gate
  - DC-blocking high-pass filter 1
- Anti-pop design
- Short circuit and over-temperature protection

- I<sub>C</sub> control interface with selectable device address
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Power saving mode
- Dynamic temperature control

## Electrical Characteristics

### **General Electrical Characteristics**

Condition:  $T_A=25\text{ }^{\circ}\text{C}$  (unless otherwise specified).

Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{PD(VDDLR)}$	VDDL/R Supply Current during Power Down	VDDL/R=24V		40	200	uA
$I_{PD(DVDD)}$	DVDD Supply Current during Power Down	DVDD=3.3V		4	20	uA
$I_{PD(PVDD)}$	PVDD Supply Current during Shutdown	PVDD=3.3V			100	uA
$I_{Q(VDDLR)}$	Quiescent current for VDDL+VDDR (50%/50% PWM duty)	VDDL/R=24V		19		mA
$I_{Q(DVDD)}$	Quiescent current for DVDD	DVDD=3.3V		16.5		mA
$I_{Q(PVDD)}$	Quiescent current for PVDD	PVDD=3.3V		7	15	mA
$T_{SENSOR}$	Junction Temperature for Driver Shutdown			160		°C
	Temperature Hysteresis for Recovery from Shutdown			35		°C
$UV_H$	Under Voltage Disabled (For DVDD)			2.8		V
$UV_L$	Under Voltage Enabled (For DVDD)			2.7		V
$R_{ds-on}$	Static Drain-to-Source On-state Resistor, PMOS	VDDL/R=24V, $I_d=500\text{mA}$	260			$\text{m}\Omega$
	Static Drain-to-Source On-state Resistor, NMOS		175			$\text{m}\Omega$
$I_{oc}$	L(R) Channel Over-Current Protection (Note 2)	VDDL/R=24V		5		A
	Mono Channel Over-Circuit Protection (Note 2)	VDDL/R=24V		10		A
$V_{IH}$	High-Level Input Voltage	DVDD=3.3V	2.0			V
$V_{IL}$	Low-Level Input Voltage	DVDD=3.3V			0.8	V
$V_{OH}$	High-Level Output Voltage	DVDD=3.3V	2.4			V
$V_{OL}$	Low-Level Output Voltage	DVDD=3.3V			0.4	V
$I_{(EN)}$	EN pin Input Current	PVDD=3.3V		0.1		uA
$C_I$	Input Capacitance			6.4		pF

Note 2: Loudspeaker over-current protection is only effective when loudspeaker drivers are properly connected with external LC filters. Please refer to the application circuit example for recommended LC filter configuration.

## Electrical Characteristics and Specifications for Loudspeaker

### ● Stereo output with 24V supply voltage

Condition:  $T_A=25^\circ\text{C}$ , DVDD=3.3V, VDDL=VDDR=24V,  $f_0=48\text{kHz}$ , Load=8 $\Omega$  with passive LC lowpass filter

( $L=22\mu\text{H}$  with  $R_{DC}=0.12\Omega$ ,  $C=470\text{nF}$ ); Input is 1kHz sinewave. Volume is 0dB unless otherwise specified.

Symbol	Parameter	Condition	Input Level	Min	Typ	Max	Units
P <sub>O</sub> (Note 9)	RMS Output Power (THD+N=0.21%)	+8dB volume		20	W		W
	RMS Output Power (THD+N=0.18%)						
	RMS Output Power (THD+N=0.16%)						
THD+N	Total Harmonic Distortion + Noise	P <sub>O</sub> =7.5W		0.14			%
SNR	Signal to Noise Ratio (Note 8)	+8dB volume	-9dB	97			dB
DR	Dynamic Range (Note 8)	+8dB volume	-68dB	105			dB
PSRR	Power Supply Rejection Ratio	V <sub>RIPPLE</sub> =1V <sub>RMS</sub> at 1kHz		77			dB
	Channel Separation (non-shield choke)	P <sub>O</sub> =1W at 1kHz		70			dB

Note 8: Measured with A-weighting filter.

Note 9: Thermal dissipation is limited by package type and PCB design, the external heat-sink or system cooling method should be adopted for RMS power output.

## Electrical Characteristics and Specifications for Line Driver

### ● Capless line driver

PVDD=3.3V,  $T_A=25^\circ\text{C}$ ,  $R_L=2.5\text{k}\Omega$ ,  $C_{FLY}=C_{PVSS}=1\mu\text{F}$ ,  $C_{IN}=1\mu\text{F}$ ,  $R_I=10\text{k}\Omega$ ,  $R_F=20\text{k}\Omega$  (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>O</sub>	Output Voltage (Outputs In Phase)	THD+N=1%, V <sub>DD</sub> =3.3V, $f_{IN}=1\text{kHz}$		2.2		V <sub>rms</sub>
THD+N	Total Harmonic Distortion Plus Noise	V <sub>O</sub> =2V <sub>rms</sub> , $f_{IN}=1\text{kHz}$		0.002		%
Crosstalk	Channel Separation	V <sub>O</sub> =2V <sub>rms</sub> , $f_{IN}=1\text{kHz}$		-108		dB
V <sub>N</sub>	Output Noise	$R_I=10\text{k}$ , $R_F=10\text{k}$		11	15	$\mu\text{Vrms}$
V <sub>SR</sub>	Slew Rate			8		V/ $\mu\text{s}$
SNR	Signal to Noise Ratio	V <sub>O</sub> =2V <sub>rms</sub> , $R_I=10\text{k}$ , $R_F=10\text{k}$ , A-weighted		107		dB
G <sub>EW</sub>	Unit-Gain Bandwidth			8		MHz
A <sub>VO</sub>	Open-Loop Gain		80			dB
V <sub>OS</sub>	Output Offset Voltage	V <sub>DD</sub> =3V to 5.5V, Input Grounded	-5		5	mV
PSRR	Power Supply Rejection Ratio	V <sub>DD</sub> =3V to 5.5V, V <sub>n</sub> =200mV <sub>rms</sub> , $f_{IN}=1\text{kHz}$		-80	-60	dB
R <sub>I</sub>	Input Resistor Range		1	10	47	k $\Omega$
R <sub>F</sub>	Feedback Resistor Range		4.7	20	100	k $\Omega$
f <sub>QP</sub>	Charge-Pump Frequency		400	500	600	kHz
	Maximum capacitive Load			220		pF
V <sub>UVF</sub>	External Under Voltage Detection			1.25		V
I <sub>HYS</sub>	External Under Voltage Detection Hysteresis Current			5		$\mu\text{A}$
T <sub>start-up</sub>	Start-up Time			0.5		ms

## Absolute Maximum Ratings


Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	-0.3	3.6	V
PVDD	Supply for Line Driver	-0.3	3.6	V
VDDL/R	Supply for Driver Stage	-0.3	30	V
V <sub>I</sub>	Input Voltage	-0.3	3.6	V
T <sub>stg</sub>	Storage Temperature	-65	150	°C
T <sub>J</sub>	Junction Operating Temperature	0	150	°C

## Recommended Operating Conditions

Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit	3.15~3.45	V
PVDD	Supply for Line Driver	3.15~3.45	V
VDDL/R	Supply for Driver Stage	10~26	V
T <sub>J</sub>	Junction Operating Temperature	0~125	°C
T <sub>a</sub>	Ambient Operating Temperature	0~70	°C

## Pinning



### Pin Description

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	PD	I	Power down, low active	Schmitt trigger TTL input buffer
2	ERROR	O	Error status, low active	Open-drain output
3	SDATA	I	Serial audio data input	Schmitt trigger TTL input buffer
4	N.C.			
5	N.C.			
6	N.C.			
7	DEF	I	Default volume setting	Schmitt trigger TTL input buffer
8	MONO	I	MONO mode enable, high active	Schmitt trigger TTL input buffer
9	LRCIR	I	Left/Right clock input (Fs)	Schmitt trigger TTL input buffer
10	SDA	I/O	I <sup>2</sup> C bi-directional serial data	Schmitt trigger TTL input buffer
11	SCL	I	I <sup>2</sup> C serial clock input	Schmitt trigger TTL input buffer
12	RESET	I	Reset, low active	Schmitt trigger TTL input buffer
13	RINN	I	Right input for line driver	
14	ROUT	O	Right output for line driver	
15	SGND	P	Ground for line driver	
16	EN	I	Enable for line driver	
17	PVSS	P	Supply voltage for line driver	
18	CN	I/O	Charge pump flying capacitor negative connection for line driver	
19	CP	I/O	Charge pump flying capacitor positive connection for line driver	
20	PVDD	P	Supply voltage for line driver	
21	PGND	P	Ground for line driver	
22	UVP	I	Under voltage protection for line driver	
23	LOUT	O	Left output for Line driver	
24	LINN	I	Left input for Line driver	
25	N.C.			
26	N.C.			
27	SA0	I	I <sup>2</sup> C select address 0	Schmitt trigger TTL input buffer
28	MCLK	I	Master clock input	Schmitt trigger TTL input buffer
29	BCLK	I	Bit clock input (64Fs)	Schmitt trigger TTL input buffer
30	DGND	P	Digital Ground (3.3V)	
31	DVDD	P	Digital Power (3.3V)	
32	N.C.			
33	N.C.			
34	N.C.			
35	N.C.			
36	N.C.			
37	N.C.			
38	VDDRA	P	Right channel supply A	
39	RA	O	Right channel output A	
40	GNDR	P	Right channel ground	
41	RB	O	Right channel output B	
42	VDORB	P	Right channel supply B	
43	VDDLB	P	Left channel supply B	
44	LB	O	Left channel output B	
45	GNDL	P	Left channel ground	
46	LA	O	Left channel output A	
47	VDDLA	P	Left channel supply A	
48	N.C.			

## B. TS4962M (U122 & U123) (OPTIONAL FOR 2.5W PRODUCTS)


### Features

- Operating from  $V_{CC} = 2.4V$  to  $5.5V$
- Standby mode active low
- Output power: 3W into  $4\Omega$  and 1.75W into  $8\Omega$  with 10% THD+N max and 5V power supply.
- Output power: 2.3W @5V or 0.75W @ 3.0V into  $4\Omega$  with 1% THD+N max.
- Output power: 1.4W @5V or 0.45W @ 3.0V into  $8\Omega$  with 1% THD+N max.
- Adjustable gain via external resistors
- Low current consumption 2mA @ 3V
- Efficiency: 88% typ.
- Signal to noise ratio: 85dB typ.
- PSRR: 63dB typ. @217Hz with 6dB gain
- PWM base frequency: 250kHz
- Low pop & click noise
- Thermal shutdown protection
- Available in flip-chip 9 x 300 $\mu m$  (Pb-free)

### Description

The TS4962M is a differential Class-D BTL power amplifier. It is able to drive up to 2.3W into a  $4\Omega$  load and 1.4W into a  $8\Omega$  load at 5V. It achieves outstanding efficiency (88%typ.) compared to classical Class-AB audio amps.

The gain of the device can be controlled via two external gain-setting resistors. Pop & click reduction circuitry provides low on/off switch noise while allowing the device to start within 5ms. A standby function (active low) allows the reduction of current consumption to 10nA typ.




### **C. DRV632 (U121) (OPTIONAL HP DRIVER FOR 2.5W PRODUCTS)**

The DRV632 is a 2-VRMS pop-free stereo line driver designed to allow the removal of the output dc-blocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics where size and cost are critical design parameters.

The DRV632 is capable of driving 2 VRMS into a 10-k $\Omega$  load with 3.3-V supply voltage. The device has differential inputs and uses external gain-setting resistors to support a gain range of  $\pm 1$  V/V to  $\pm 10$  V/V, and gain can be configured individually for each channel. The DRV632 has built-in active-mute control for pop-free audio on/off control. The DRV632 has an external under voltage detector that mutes the output when the power supply is removed, ensuring a pop-free shutdown.

The DRV632 does not require a power supply greater than 3.3 V to generate its 5.6-Vpp output, nor does it require a split-rail power supply. The DRV632 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground-biased 2-VRMS output. The DRV632 is available in a 14-pin TSSOP.

#### **Pin Description and Package View**



PIN FUNCTIONS

PIN		IO <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
CN	7	I/O	Charge-pump flying capacitor negative connection
CP	8	I/O	Charge-pump flying capacitor positive connection
GND	4, 10	P	Ground
-INL	13	I	Left-channel OPAMP negative input
+INL	14	I	Left-channel OPAMP positive input
-INR	2	I	Right-channel OPAMP negative input
+INR	1	I	Right-channel OPAMP positive input
Mute	5	I	Mute, active-low
OUTL	12	O	Left-channel OPAMP output
OUTR	3	O	Right-channel OPAMP output
UVP	11	I	Undervoltage protection; connect to PVDD with a 10-k $\Omega$ resistor if function is unused.
VDD	9	P	Positive supply
VSS	6	P	Supply voltage

(1) I = Input, O = output, P = power

## Electrical and Operating Characteristics

### ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OOL}$ Output offset voltage	$VDD = 3.3\text{ V}$	0.5	1	1	mV
PSRR Power-supply rejection ratio		80			dB
$V_{OH}$ High-level output voltage	$VDD = 3.3\text{ V}$	3.1			V
$V_{OL}$ Low-level output voltage	$VDD = 3.3\text{ V}$		-3.05		V
$V_{UVP\_EX}$ External UVP detect voltage			1.25		V
$V_{UVP\_EX\_HYS\_TERESI\_S}$ External UVP detect hysteresis current			5		$\mu\text{A}$
$f_{CP}$ Charge pump switching frequency		200	300	400	kHz
$I_{IH}$ High-level input current, Mute	$VDD = 3.3\text{ V}, V_{IH} = VDD$		1		$\mu\text{A}$
$I_{IL}$ Low-level input current, Mute	$VDD = 3.3\text{ V}, V_{IL} = 0\text{ V}$		1		$\mu\text{A}$
$I_{DD}$ Supply current	$VDD = 3.3\text{ V}, \text{no load, Mute} = VDD$	5	14	25	mA
	$VDD = 3.3\text{ V}, \text{no load, Mute} = GND, \text{disabled}$		14		

### OPERATING CHARACTERISTICS

$VDD = 3.3\text{ V}$ ,  $R_{L1} = 10\text{ k}\Omega$ ,  $R_{L2} = 30\text{ k}\Omega$ ,  $R_{IN} = 15\text{ k}\Omega$ ,  $T_A = 25^\circ\text{C}$ , Charge pump:  $C_p = 1\text{ }\mu\text{F}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_O$ Output voltage, outputs In phase	$THD+N = 1\%, VDD = 3.3\text{ V}, f = 1\text{ kHz}, R_L = 10\text{ k}\Omega$	2	2.4		V <sub>max</sub>
THD+N Total harmonic distortion plus noise	$V_O = 2\text{ V}_{rms}, f = 1\text{ kHz}$		0.002%		
SNR Signal-to-noise ratio <sup>(1)</sup>	A-weighted	90	105		dB
DNR Dynamic range	A-weighted	90	105		dB
$V_N$ Noise voltage	A-weighted		11		$\mu\text{V}$
$Z_O$ Output Impedance when muted	Mute = GND		110		$\text{m}\Omega$
Input-to-output attenuation when muted	Mute = GND		80		dB
Crosstalk—L to R, R to L	$V_O = 1\text{ V}_{rms}$		-110		dB
$I_{LIMIT}$ Current limit			25		mA

(1) SNR is calculated relative to 2-V<sub>rms</sub> output.

## 7. POWER STAGE

The DC voltages required for different blocks of the main board and panel are provided by main power supply unit. MB55 chassis can operate with PW05, IPS60, IPS61, IPS70, IPS20, IPS11, IPS16, IPS17, IPS19, PW25, PW26, PW03, PW04, PW06, and PW07 as main power supply and also with 12V adaptor. The main difference from previous projects MB55 uses the 2x6 pin power connector. And only 12V\_STBY supply is necessary to provide all required board supplies. As the main power board has 2x6 pin option, MB55 can operate with above given power boards.

Which power board can be used for board to board or cable connection?


**Board to board (BTB):** PW05, IPS60, IPS61, IPS70, IPS11, IPS16, IPS17, IPS19

**Power Cable:** PW25, PW26, PW03, PW04, PW06, PW07, IPS20,

The power supplies generate 12V standby mode DC voltage and 24V system voltage only for audio IC voltage in necessary situations. Power stage which is on-chassis generates 5V, 3V3 stand by voltage and 12V, 5V, 3V3, 2.5V, 1.5V, 1.2 and 1.15V supplies for other blocks of the chassis. The power block diagram with the

blocks power requirements of MB55 is given below. And also you can find below the details about the Step down IC's and LDO's which are used in MB55 main board.

## Power Management



### A. RT7278 (U101) (3A) – RT7240 (U101) (5A)

The RT7278/RT7240 is a synchronous step down converter with Advanced Constant On-Time (ACOT) mode control. The ACOT provides a very fast transient response with few external components. The low impedance internal MOSFET supports high efficiency operation with wide input voltage range from 4.5V to 17V. The proprietary circuit of the RT7278/RT7240 enables to support all ceramic capacitors. The output voltage can be adjustable between 0.8V and 8V. The soft-start is adjustable by an external capacitor.


## Features

- ACOT Mode Enables Fast Transient Response
- 4.5V to 17V Input Voltage Range
- 3A Output Current
- 60mOhm Internal Low Side N-MOSFET
- Advanced Constant On-Time Control
- Support All Ceramic Capacitors
- Up to 95% Efficiency

- 700kHz Switching Frequency
- Adjustable Output Voltage from 0.8V to 8V
- Adjustable Soft-Start
- Cycle-by-Cycle Current Limit
- Input Under Voltage Lockout
- Thermal Shutdown Protection

### Pinning

(TOP VIEW)



SOP-8 (Exposed Pad)

Pin No.		Pin Name	Pin Function
SOP-8 (Exposed Pad)	WDFN-10L 3x3		
1	1	EN	Enable Input. A logic-high enables the converter; a logic-low forces the IC into shutdown mode reducing the supply current to less than 10µA.
2	2	FB	Feedback Input. It is used to regulate the output of the converter to a set value via an external resistive voltage divider. The feedback reference voltage is 0.765V typically.
3	3	PVCC	Internal Regulator Output. Connect a 1µF capacitor to GND to stabilize output voltage.
4	4	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 3.9nF capacitor sets the soft-start period of V <sub>out</sub> to 1.5ms.
5, 9 (Exposed Pad)	5, 11 (Exposed Pad)	GND	Ground. The Exposed pad should be soldered to a large PCB and connected to GND for maximum thermal dissipation.
6	6, 7	SW	Switch Node. Connect this pin to an external L-C filter.
7	8	BOOT	Bootstrap for High Side Gate Driver. Connect a 0.1µF or greater ceramic capacitor from BOOT to SW pins.
8	9, 10	VIN	Supply Input. The input voltage range is from 4.5V to 17V. Must bypass with a suitably large ( $\geq 10\mu F \times 2$ ) ceramic capacitor.

## Electrical Characteristics

( $V_{IN} = 12V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Supply Current</b>						
Shutdown Current	$I_{SHDN}$	$V_{EN} = 0V$	--	1.5	10	$\mu A$
Quiescent Current	$I_Q$	$V_{EN} = 3V$ , $V_{FB} = 1V$	--	0.7	--	$mA$
<b>Logic Threshold</b>						
EN Voltage	Logic-High		2	--	17	$V$
	Logic-Low		--	--	0.4	
<b><math>V_{REF}</math> Voltage and Discharge Resistance</b>						
Feedback Reference Voltage	$V_{REF}$	$4.5V \leq V_{IN} \leq 17V$	0.753	0.765	0.777	$V$
Feedback Input Current	$I_{FB}$	$V_{FB} = 0.8V$	-0.1	0	0.1	$\mu A$
<b><math>V_{PVCC}</math> Output</b>						
$V_{PVCC}$ Output Voltage	$V_{PVCC}$	$6V \leq V_{IN} \leq 17V$ , $0 < I_{PVCC} < 5mA$	4.7	5.1	5.5	$V$
Line Regulation		$6V \leq V_{IN} \leq 17V$ , $I_{PVCC} = 5mA$	--	--	20	$mV$
Load Regulation		$0 < I_{PVCC} < 5mA$	--	--	100	$mV$
Output Current	$I_{PVCC}$	$V_{IN} = 6V$ , $V_{PVCC} = 4V$	--	110	--	$mA$
<b><math>R_{DS(ON)}</math></b>						
Switch On Resistance	High Side	$R_{DS(ON)}_H$	--	90	--	$m\Omega$
	Low Side	$R_{DS(ON)}_L$	--	60	--	

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Current Limit</b>						
Current limit	$I_{LIM}$		3.5	4.1	5.7	$A$
<b>Thermal Shutdown</b>						
Thermal Shutdown Threshold	$T_{SD}$		--	150	--	$^\circ C$
Thermal Shutdown Hysteresis	$\Delta T_{SD}$		--	20	--	
<b>On-Time Timer Control</b>						
On-Time	$t_{ON}$	$V_{IN} = 12V$ , $V_{OUT} = 1.05V$	--	145	--	$ns$
Minimum On-Time	$t_{ON(MIN)}$		--	60	--	$ns$
Minimum Off-Time	$t_{OFF(MIN)}$		--	230	--	$ns$
<b>Soft-Start</b>						
SS Charge Current		$V_{SS} = 0V$	1.4	2	2.6	$\mu A$
SS Discharge Current		$V_{SS} = 0.5V$	0.1	0.2	--	$mA$
<b>UVLO</b>						
UVLO Threshold		$V_{IN}$ Rising to Wake up $V_{PVCC}$	3.55	3.85	4.15	$V$
Hysteresis			--	0.3	--	


## B. MP1498 (U103 & U104) (2A)

The MP1498 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in internal power MOSFETs. It offers a very compact solution to achieve 2A continuous output current with excellent load and line regulation over a wide input supply range. The MP1498 has synchronous mode operation for higher efficiency over the output current load range. Current-mode operation provides a fast transient response and eases loop stabilization. Protective features include over-current protection, thermal shutdown, and external SS control.

## Features

- Wide 4.5V-to-16V Operating Input Range
- 100mΩ/40mΩ Low RDS(ON) Internal Power MOSFETs
- Proprietary Switching-Loss–Reduction Technique
- High-Efficiency Synchronous Mode Operation
- Fixed 1.4MHz Switching Frequency
- Can Synchronize to a 300kHz-to-3MHz External Clock
- Externally-Programmable Soft-Start
- OCP and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 Package

## Pinning



Package Pin #	Name	Description
1	SS	Soft-Start. Connect an external capacitor to program the soft start time for the switch-mode regulator.
2	IN	Supply Voltage. The IN pin supplies power for internal MOSFET and regulator. The MP1498 operates from a +4.5V to +16V input rail. Requires a low-ESR, and low-inductance capacitor (C1) to decouple the input rail. Place the input capacitor very close to this pin and connect it with wide PCB traces and multiple vias.
3	SW	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is driven up to the VIN voltage by the high-side switch during the PWM duty cycle ON time. The inductor current drives the SW pin negative during the OFF time. The low-side switch's ON-resistance and the internal body diode fix the negative voltage. Use wide PCB traces and multiple vias.
4	GND	System Ground. The regulated output voltage reference ground. Connect to GND with copper and vias.
5	BST	Bootstrap. Connect a capacitor between SW and BST pins to form a floating supply across the high-side switch driver.
6	EN/SYNC	Enable. EN=high to enable the MP1498. Apply an external clock to change the switching frequency. For automatic start-up, connect EN pin to VIN with 100kΩ resistor.
7	VCC	Internal 5V LDO Output. Powers the driver and control circuits. Decouple with a 0.1μF-0.22μF capacitor. Avoid capacitor values that exceed 0.22μF.
8	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. The comparator lowers the oscillator frequency linearly with the FB voltage. It is recommended to place the resistor divider as close to FB pin as possible. Avoid placing vias on the FB traces.

## Electrical Characteristics

$V_{IN} = 12V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Supply Current (Shutdown)	$I_{IN}$	$V_{EN} = 0V$			1	$\mu A$
Supply Current (Quiescent)	$I_Q$	$V_{EN} = 2V$ , $V_{FB} = 1V$		0.8	1	$mA$
HS-Switch ON Resistance	$HS_{RDS-ON}$	$V_{BST-SW}=5V$		100		$m\Omega$
LS-Switch ON Resistance	$LS_{RDS-ON}$	$V_{CC}=5V$		40		$m\Omega$
Switch Leakage	$SW_{LKO}$	$V_{EN} = 0V$ , $V_{SW} = 12V$			1	$\mu A$
Current Limit <sup>(*)</sup>	$I_{LIMIT}$	Under 40% Duty Cycle	3.4			A
Oscillator Frequency	$f_{SW}$		1100	1400	1700	kHz
Fold-back Frequency	$f_{FB}$	$V_{FB} = 0V$		0.15		$f_{SW}$
Maximum Duty Cycle <sup>(*)</sup>	$D_{MAX}$	$V_{FB}=700mV$		89		%
Minimum ON Time <sup>(*)</sup>	$t_{ON\_MIN}$			40		ns
Sync Frequency Range	$f_{SYNC}$		0.3		3	MHz
Feedback Voltage	$V_{FB}$	$T_A=25^\circ C$ $-40^\circ C < T_A < 85^\circ C$ <sup>(**)</sup>	784 780	800 800	816 820	mV
Feedback Current	$I_{FB}$	$V_{FB}=820mV$		10	50	nA
EN Rising Threshold	$V_{EN\_RISING}$		1.2	1.4	1.6	V
EN Falling Threshold	$V_{EN\_FALLING}$		1.1	1.25	1.4	V
EN Input Current	$I_{EN}$	$V_{EN}=2V$ $V_{EN}=0$		2 0		$\mu A$
EN Turn Off Delay	$t_{EN\_t-off}$			5		$\mu s$
$V_{IN}$ Under-Voltage Lockout, Threshold-Rising	$t_{INUV_{IN}}$		3.7	3.9	4.1	V
$V_{IN}$ Under-Voltage Lockout Threshold-Hysteresis	$t_{INUV_{HYS}}$			650		mV
VCC Regulator	$V_{CC}$			5		V
VCC Load Regulation	$I_{QC}$	$I_{QC}=5mA$		3		%
Soft-Start Current	$I_{SS}$		10	14	18	$\mu A$
Thermal Shutdown <sup>(*)</sup>				150		$^\circ C$
Thermal Hysteresis <sup>(**)</sup>				20		$^\circ C$

## C. TLV70033 (U107)


The TLV700xx series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision band gap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of devices ideal for most battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety.

### Features

- Very Low Dropout:  
43 mV at  $I_{OUT} = 50 mA$ ,  $V_{OUT} = 2.8 V$   
85 mV at  $I_{OUT} = 100 mA$ ,  $V_{OUT} = 2.8 V$   
175 mV at  $I_{OUT} = 200 mA$ ,  $V_{OUT} = 2.35 V$
- 2% Accuracy
- Low  $I_Q$ : 31  $\mu A$
- Available in Fixed-Output Voltages from 1.2 V to 4.8 V
- High PSRR: 68 dB at 1 kHz

## Pin Description and Package View

DCK PACKAGE  
SC70-5  
(TOP VIEW)



NAME	SON-6 DSE	SC70-5 DCK	TSOT23-5 DDC	DESCRIPTION
IN	1	1	1	Input pin. A small 1- $\mu$ F ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See <a href="#">Input and Output Capacitor Requirements</a> in the Application Information section for more details.
GND	2	2	2	Ground pin
EN	6	3	3	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 $\mu$ A, nominal.
NC	4, 5	4	4	No connection. This pin can be tied to ground to improve thermal dissipation.
OUT	3	5	5	Regulated output voltage pin. A small 1- $\mu$ F ceramic capacitor is needed from this pin to ground to assure stability. See <a href="#">Input and Output Capacitor Requirements</a> in the Application Information section for more details.

## Electrical Characteristics

At  $V_{IN} = V_{OUT(TYP)} + 0.3$  V or 2.0 V (whichever is greater);  $I_{OUT} = 10$  mA,  $V_{EN} = 0.9$  V,  $C_{OUT} = 1.0$   $\mu$ F, and  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted. Typical values are at  $T_J = +25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range		2.0	5.5		V
$V_{OUT}$	DC output accuracy	$-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$	-2	+2		%
$\Delta V_O / \Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.3$ V $\leq V_{IN} \leq 5.5$ V, $I_{OUT} = 10$ mA		1	5	mV
$\Delta V_O / \Delta I_{OUT}$	Load regulation	$0$ mA $\leq I_{OUT} \leq 200$ mA		1	15	mV
$V_{DO}$	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(NOM)}$ , $I_{OUT} = 50$ mA, $V_{OUT} = 2.8$ V		43		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$ , $I_{OUT} = 100$ mA, $V_{OUT} = 2.8$ V		85		mV
		$V_{IN} = 0.98 \times V_{OUT(NOM)}$ , $I_{OUT} = 200$ mA, $V_{OUT} = 2.35$ V		175	250	mV
$I_{CL}$	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	220	860		mA
$I_{GND}$	Ground pin current	$I_{OUT} = 0$ mA		31	55	$\mu$ A
		$I_{OUT} = 200$ mA, $V_{IN} = V_{OUT} + 0.5$ V		270		$\mu$ A
$I_{SHDN}$	Ground pin current (shutdown)	$V_{EN} \leq 0.4$ V, $V_{IN} = 2.0$ V		400		nA
		$V_{EN} \leq 0.4$ V, $2.0$ V $\leq V_{IN} \leq 4.5$ V		1	2	$\mu$ A
PSRR	Power-supply rejection ratio	$V_{IN} = 2.3$ V, $V_{OUT} = 1.8$ V, $I_{OUT} = 10$ mA, $f = 1$ kHz		68		dB
$V_N$	Output noise voltage	BW = 100 Hz to 100 kHz, $V_{IN} = 2.3$ V, $V_{OUT} = 1.8$ V, $I_{OUT} = 10$ mA		48		$\mu$ V <sub>rms</sub>
$t_{STR}$	Startup time <sup>(2)</sup>	$C_{OUT} = 1.0$ $\mu$ F, $I_{OUT} = 200$ mA		100		$\mu$ s
$V_{EN(HI)}$	Enable pin high (enabled)		0.9	$V_{IN}$		V
$V_{EN(LO)}$	Enable pin low (disabled)		0	0.4		V
$I_{EN}$	Enable pin current	$V_{IN} = V_{EN} = 5.5$ V		0.04	0.5	$\mu$ A
UVLO	Undervoltage lockout	$V_{IN}$ rising		1.9		V
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing		+160		°C
		Reset, temperature decreasing		+140		°C
$T_J$	Operating junction temperature		-40	+125		°C


## **D. TLV1117LV15 (U111)**

The TLV1117LV series of low-dropout (LDO) linear regulators is a low input voltage version of the popular 1117 voltage regulator. The TLV1117LV is an extremely low-power device that consumes 500 times lower quiescent current than traditional 1117 voltage regulators, making it suitable for applications that mandate very low standby current. The TLV1117LV family of LDOs is also stable with 0 mA of load current; there is no minimum load requirement, making it an ideal choice for applications where the regulator is required to power very small loads during standby in addition to large currents on the order of 1 A during normal operation. The TLV1117LV offers excellent line and load transient performance, resulting in very small magnitude undershoots and overshoots of output voltage when the load current requirement changes from less than 1 mA to more than 500 mA.

### **Features**

- 1.5% Typical Accuracy
- Low IQ: 100  $\mu$ A (max)
- 500 times lower than standard 1117 devices
- VIN: 2.0 V to 5.5 V
- Absolute maximum VIN = 6.0 V
- Stable with 0-mA Output Current
- Low Dropout: 455 mV at 1 A for VOUT = 3.3 V
- High PSRR: 65 dB at 1 kHz
- Minimum Ensured Current Limit: 1.1 A
- Stable with Cost-Effective Ceramic Capacitors:
- With 0- $\Omega$  ESR
- Thermal Shutdown and Over current Protection

### **Pin Description and Package View**



TLV1117LV <sup>(1)</sup>		DESCRIPTION
NAME	TLV1117LVDCY	
IN	3	Input pin. See <a href="#">Input and Output Capacitor Requirements</a> in the <a href="#">Application Information</a> section for more details.
OUT	2, Tab	Regulated output voltage pin. See <a href="#">Input and Output Capacitor Requirements</a> in the <a href="#">Application Information</a> section for more details.
GND	1	Ground pin

## Electrical Characteristics

PARAMETER	TEST CONDITIONS	TLV1117LV Series			UNIT
		MIN	TYP	MAX	
V <sub>IN</sub>	Input voltage range	2.0	5.5	5.5	V
V <sub>OUT</sub>	DC output accuracy	V <sub>OUT</sub> > 2 V	-1.5	+1.5	%
		1.5 V ≤ V <sub>OUT</sub> < 2 V	-2	+2	%
		1.2 V ≤ V <sub>OUT</sub> < 1.5 V	-40	+40	mV
ΔV <sub>O</sub> /ΔV <sub>IN</sub>	Line regulation	V <sub>OUT(NOM)</sub> + 0.5 V ≤ V <sub>IN</sub> ≤ 5.5 V, I <sub>OUT</sub> = 10 mA			1 mV
ΔV <sub>O</sub> /ΔI <sub>OUT</sub>	Load regulation	0 mA ≤ I <sub>OUT</sub> ≤ 1 A			1 mV
V <sub>DO</sub>	Dropout voltage <sup>(1)</sup>	V <sub>IN</sub> = 0.98 × V <sub>OUT(NOM)</sub>	I <sub>OUT</sub> = 200 mA	115	mV
			I <sub>OUT</sub> = 500 mA	285	mV
			I <sub>OUT</sub> = 800 mA	455	mV
			I <sub>OUT</sub> = 1 A	570	800 mV
		V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> ≥ 3.3 V	I <sub>OUT</sub> = 200 mA	90	mV
			I <sub>OUT</sub> = 500 mA	230	mV
			I <sub>OUT</sub> = 800 mA	365	mV
			I <sub>OUT</sub> = 1 A	455	700 mV
			I <sub>OUT</sub> = 200 mA	1.1	A
			I <sub>OUT</sub> = 0 mA	50	100 μA
PSRR	Power-supply rejection ratio	V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 500 mA, f = 100 Hz		65	dB
V <sub>N</sub>	Output noise voltage	BW = 10 Hz to 100 kHz, V <sub>IN</sub> = 2.8 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 500 mA		60	μV <sub>RMS</sub>
t <sub>STR</sub>	Startup time <sup>(2)</sup>	C <sub>OUT</sub> = 1.0 μF, I <sub>OUT</sub> = 1 A		100	μs
UVLO	Undervoltage lockout	V <sub>IN</sub> rising		1.95	V
T <sub>SD</sub>	Thermal shutdown temperature	Shutdown, temperature increasing		+165	°C
		Reset, temperature decreasing		+145	°C
T <sub>J</sub>	Operating junction temperature		-40	+125	°C


## E. LM1117 (U102 & U105)

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V. The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed band gap reference to assure output voltage accuracy to within ±1%. The LM1117 series is available in SOT-223, TO-220, and TO-252 D-PAK packages. A minimum of 10μF tantalum capacitor is required at the output to improve the transient response and stability.

## Features

- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 Package
- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range
- LM1117 0°C to 125°C
- LM1117I -40°C to 125°C

## Pin Description and Package View



## Electrical Characteristics


Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
$V_{REF}$	Reference Voltage	LM1117-ADJ $I_{OUT} = 10\text{mA}, V_{IN}-V_{OUT} = 2\text{V}, T_J = 25^\circ\text{C}$ $10\text{mA} \leq I_{OUT} \leq 800\text{mA}, 1.4\text{V} \leq V_{IN}-V_{OUT} \leq 10\text{V}$	1.238 1.225	1.250 1.250	1.262 1.270	V
$V_{OUT}$	Output Voltage	LM1117-1.8 $I_{OUT} = 10\text{mA}, V_{IN} = 3.8\text{V}, T_J = 25^\circ\text{C}$ $0 \leq I_{OUT} \leq 800\text{mA}, 3.2\text{V} \leq V_{IN} \leq 10\text{V}$	1.782 1.748	1.800 1.800	1.818 1.854	V
		LM1117-2.5 $I_{OUT} = 10\text{mA}, V_{IN} = 4.5\text{V}, T_J = 25^\circ\text{C}$ $0 \leq I_{OUT} \leq 800\text{mA}, 3.9\text{V} \leq V_{IN} \leq 10\text{V}$	2.475 2.450	2.500 2.500	2.525 2.550	V
		LM1117-2.85 $I_{OUT} = 10\text{mA}, V_{IN} = 4.85\text{V}, T_J = 25^\circ\text{C}$ $0 \leq I_{OUT} \leq 800\text{mA}, 4.25\text{V} \leq V_{IN} \leq 10\text{V}$	2.820 2.790 2.790	2.850 2.850 2.850	2.880 2.910 2.910	V
		LM1117-3.3 $I_{OUT} = 10\text{mA}, V_{IN} = 5\text{V}, T_J = 25^\circ\text{C}$ $0 \leq I_{OUT} \leq 800\text{mA}, 4.75\text{V} \leq V_{IN} \leq 10\text{V}$	3.267 3.235	3.300 3.300	3.333 3.365	V
		LM1117-5.0 $I_{OUT} = 10\text{mA}, V_{IN} = 7\text{V}, T_J = 25^\circ\text{C}$ $0 \leq I_{OUT} \leq 800\text{mA}, 6.5\text{V} \leq V_{IN} \leq 12\text{V}$	4.950 4.900	5.000 5.000	5.050 5.100	V
$\Delta V_{OUT}$	Line Regulation (Note 6)	LM1117-ADJ $I_{OUT} = 10\text{mA}, 1.5\text{V} \leq V_{IN}-V_{OUT} \leq 13.75\text{V}$		0.035	0.2	%
		LM1117-1.8 $I_{OUT} = 0\text{mA}, 3.2\text{V} \leq V_{IN} \leq 10\text{V}$		1	6	mV
		LM1117-2.5 $I_{OUT} = 0\text{mA}, 3.9\text{V} \leq V_{IN} \leq 10\text{V}$		1	6	mV
		LM1117-2.85 $I_{OUT} = 0\text{mA}, 4.25\text{V} \leq V_{IN} \leq 10\text{V}$		1	6	mV
		LM1117-3.3 $I_{OUT} = 0\text{mA}, 4.75\text{V} \leq V_{IN} \leq 10\text{V}$		1	6	mV
		LM1117-5.0 $I_{OUT} = 0\text{mA}, 6.5\text{V} \leq V_{IN} \leq 10\text{V}$		1	10	mV

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
$\Delta V_{\text{OUT}}$	Load Regulation (Note 6)	LM1117-ADJ $V_{\text{IN}} - V_{\text{OUT}} = 3V$ , $10 \leq I_{\text{OUT}} \leq 800\text{mA}$		0.2	0.4	%
		LM1117-1.8 $V_{\text{IN}} = 3.2V$ , $0 \leq I_{\text{OUT}} \leq 800\text{mA}$		1	10	mV
		LM1117-2.5 $V_{\text{IN}} = 3.9V$ , $0 \leq I_{\text{OUT}} \leq 800\text{mA}$		1	10	mV
		LM1117-2.85 $V_{\text{IN}} = 4.25V$ , $0 \leq I_{\text{OUT}} \leq 800\text{mA}$		1	10	mV
		LM1117-3.3 $V_{\text{IN}} = 4.75V$ , $0 \leq I_{\text{OUT}} \leq 800\text{mA}$		1	10	mV
		LM1117-5.0 $V_{\text{IN}} = 6.5V$ , $0 \leq I_{\text{OUT}} \leq 800\text{mA}$		1	15	mV
$V_{\text{IN}} - V_{\text{OUT}}$	Dropout Voltage (Note 7)	$I_{\text{OUT}} = 100\text{mA}$		1.10	1.20	V
		$I_{\text{OUT}} = 500\text{mA}$		1.15	1.25	V
		$I_{\text{OUT}} = 800\text{mA}$		1.20	1.30	V
$I_{\text{LIMIT}}$	Current Limit	$V_{\text{IN}} - V_{\text{OUT}} = 5V$ , $T_A = 25^\circ\text{C}$	800	1200	1500	mA
	Minimum Load Current (Note 8)	LM1117-ADJ $V_{\text{IN}} = 15V$		1.7	5	mA
	Quiescent Current	LM1117-1.8 $V_{\text{IN}} \leq 15V$		5	10	mA
		LM1117-2.5 $V_{\text{IN}} \leq 15V$		5	10	mA
		LM1117-2.85 $V_{\text{IN}} \leq 10V$		5	10	mA
		LM1117-3.3 $V_{\text{IN}} \leq 15V$		5	10	mA
		LM1117-5.0 $V_{\text{IN}} \leq 15V$		5	10	mA
		Thermal Regulation $T_A = 25^\circ\text{C}$ , 30ms Pulse		0.01	0.1	%/W
	Ripple Regulation	$f_{\text{RIPPLE}} = 1\text{~}20\text{Hz}$ , $V_{\text{IN}} - V_{\text{OUT}} = 3V$ $V_{\text{RIPPLE}} = 1V_{\text{PP}}$	60	75		dB
	Adjust Pin Current			60	120	$\mu\text{A}$
	Adjust Pin Current Change	$10 \leq I_{\text{OUT}} \leq 800\text{mA}$ , $1.4V \leq V_{\text{IN}} - V_{\text{OUT}} \leq 10V$		0.2	5	$\mu\text{A}$
	Temperature Stability			0.5		%
	Long Term Stability	$T_A = 125^\circ\text{C}$ , 1000Hrs		0.3		%
	RMS Output Noise	(% of $V_{\text{OUT}}$ ), $10\text{Hz} \leq f \leq 10\text{kHz}$		0.003		%
	Thermal Resistance Junction-to-Case	3-Lead SOT-223		15.0		$^\circ\text{C}/\text{W}$
		3-Lead TO-220		3.0		$^\circ\text{C}/\text{W}$
		3-Lead TO-252		10		$^\circ\text{C}/\text{W}$
	Thermal Resistance Junction-to-Ambient (No air flow)	3-Lead SOT-223 (No heat sink)		136		$^\circ\text{C}/\text{W}$
		3-Lead TO-220 (No heat sink)		79		$^\circ\text{C}/\text{W}$
		3-Lead TO-252 (Note 9) (No heat sink)		92		$^\circ\text{C}/\text{W}$

## 8. SHORT CCT PROTECTION CIRCUIT

Short circuit protection is necessary for protecting chassis and main IC against damages when any Vcc supply shorts to ground. Protect pin should be logic high while normal operation. When there is a short circuit protect pin should be logic low. After any short detection, SW forces the system to go into standby mode and to indicate short circuit detection LEDs on LED card blinked in a determined sequence.

## SHORT CCT PROTECTION



## 9. MICROCONTROLLER – Novatek

### A. NT72567 (MAIN IC) (U112)

The NT72567 is an integrated digital TV system-on-chip which complies with variety ATV as NTSC, PAL and SECAM, and DTV standards as ISDB-T, DVB-T/-C, ITU-T J.83B, integrates DTV and multi-media AV decoder, SIF demodulator, and support A/V post-processing.

The integrated video ADC and video decoder support PC VGA port, YPbPr, SCART, CVBS and S-Video Input. Regarding the tuner input, The digital VIF performs the universal analog TV demodulation (NTSC, PAL, and SECAM), including IF processing, AGC, video demodulation, and second sound IF generation (SSIF). The video decoder supports universal TV video format. The integrated audio ADC supports stereo audio input corresponding to video input sources. The integrated TV sound decoder supports universal TV sound format.

The advanced picture quality and color engine create more vivid image impression than ever. The HDMI receiver v1.4a supports deep color, CEC features and 3D formats. The USB high speed host supports updating firmware code, multi-media playback from the external USB flash devices.

The standby controller can operate solely from the main system, powered by the standby power source from power module, consumes as low current as possible. It meets the requirement of Green appliance.

### **General Features:**

- Internal High-Speed ADC
  - Integrated triple high speed ADCs/ PLL to support both YPbPr and RGB format signal
  - 10-bits data resolution
  - Maximum conversion up to 165 MSPS
  - Support 0.7 ~ 1.0 Volts analog RGB/YUV input
  - Guaranteed No Missing Code
  - 3:1 analog input MUX
  - Ultra Low PLL Jitter @210MHz
  - Supports both non-interlaced and interlaced input signals
  - Digital PLL with 64 steps of phase adjustment for each channel
- Analog Video Decoder
  - Clamp and AGC (Automatic Gain Control) circuit to support 0.5 to 1.6V analog input signal
  - Support multi-standards, macro-vision detection and related status report
  - Embedded Teletext Level 2.5 / Close Caption and other VBI Decoder
  - 2D and 3D adaptive Comb Filter for better Y/C Separation
  - Maximum two SCART input
  - Support VPS signal decode for EU channel sorting purpose
- Digital VIF Support general IF, 38.9 MHz, 45.75 MHz, and 33.1 MHz (can tuner with a digital-SAW filter)
  - Support Low IF, 5 ~ 8 MHz (silicon tuner)
  - Support dual AGC (RF and IF) with programmable PWM
  - Flexible channel bandwidth (6 MHz, 7 MHz, and 8 MHz)
  - Digital video/audio splitting

- SIF Decoder
  - NICAM-BG/DK/I/L, A2-BG/DK/I, BTSC, EIA-J, A2-M, AM SECAM-L
  - Automatic standard and mode detection
  - Automatic carrier mute and automatic NICAM fall back
  - 32KHz audio output
- ISDB-T(SE2 confirmed)
  - ISDB-T standard ARIB STD-B31
  - SBTVD standard ABNT NBR 15601
  - Receiver specifications ARIB STD-B21 & ABNT NBR 15604 fulfilled
  - Channel bandwidth 6, 7 & 8 MHz supported
  - Zero IF & nonzero IF with configurable mixing frequency
  - Single IF AGC or dual RF/IF AGC controls with Delta modulation
  - Partial (1-segment) & full (13-segment) reception supported
  - Non-hierarchical (single-layer) & hierarchical (layers A/B/C) reception supported
- DVB-T Demodulator
  - Compliant with ETSI EN 300 744, NorDig Unified V.2, and D-book V.6
  - Automatic transmission parameter detection
    - 2K/8K modes
    - Guard intervals of 1/4, 1/8, 1/16, 1/32
    - All hierarchical and non-hierarchical constellations
    - Code rates of 1/2, 2/3, 3/4, 5/6, 7/8
  - Single IF AGC or dual RF/IF AGC controls
  - Direct IF (36.167MHz or 43.75MHz) or low IF (4.57MHz) support
  - Impulsive noise reduction
  - Adjacent channel interference (ACI) filter and Co-channel interference (CCI) suppression
  - RF signal strength monitoring
  - Support power saving mode
- DVB-C Demodulator
  - Compliant with ETSI EN 300 429 DVB-C and ITU-T J.83 annex A/C Standards
  - Support Direct IF/Low IF Sampling
  - Programmable Digital Mixer
  - Single IF AGC or dual RF/IF AGC controls

- Variable Symbol Rate 1 MBaud ~ 7.2 MBaud Support
  - Matched Filters (Roll-off factor= 0.15, 0.13)
  - Superior Carrier Recovery, Acquisition range up to 5%(Symbol Rate)
  - Robust Dual Adaptive Blind Equalizer (short echo/long echo)
  - High monitoring capabilities
    - C/N ratio (SNR)
    - Signal Power
    - RS uncorrectable error Number
- Digital Video Decoder
  - Built-in multi-standard video codec
  - Support pixel format YUV420 only for all video codec except JPEG
  - H.264 Constrained Baseline/Main/High Profiles @ 1080p30 (Level 4.0 and Level 4.1 under limited bit-rate).
  - MVC Stereo High Profile @ 1080p48 and 720p120
  - VP8 All Profiles @ 1080p30.
  - AVS (Optional) Jizhun Profile @ 1080p30 (Level 6.0).
  - VC-1(Optional) Simple/Main/Advanced Profiles @ 1080p30 (Level 3.0).
  - Real Video (Optional) 8/9/10 @ 1080p30.
  - MPEG-4 Simple/Advanced Simple Profiles @ 1080p30.
  - H.263 Profile 0 @ 1080p30.
  - DivX 3/4/5/6 @ 1080p30(Optional).
  - Support GMC with 1 warp point.
  - Sorenson Spark @ 1080p30.
  - MPEG-2 Main Profile @ 1080p30.
  - MPEG-1 @ 1080p30.
  - JPEG baseline sequential mode.
    - Support pixel formats in YUV420, YUV422 and YUV444.
    - Support Motion JPEG @ 1080p30.
- Condition Access
  - Support Common Interface
  - Support Common Interface Plus
  - Built-in Cryptograph Engine for conditional access and CI Plus
  - Meet Common Interface Plus's Robust and Compliance rule

- Copy Protection Engine
  - Support Cryptograph Key Protection
  - Support Demux Key Protection
  - Support HDCP Key Protection
- External DRAM Interface 16 bit DDR3-SDRAM bus
  - 16bit DDR3-SDRAM bus
  - External DRAM Clock up to 533/666/800MHz
  - Spread Spectrum PLL for EMI reduction
  - Up to 4 Gb of DDR3-SDRAM density
  - Embedded 1Gb/2Gb DDR3-SDRAM(MCM or internal DDR)
- De-Interlacing
  - Support progressive scan 24Hz to 85Hz Frame Rate Conversion
  - 5th generation High performance Motion- Adaptive De-interlacing
  - 5th generation Diagonal Edge Enhancement for smoothing edge outline
  - Automatic Video Source Detection
  - Support Inverse 3:2/2:2 pull down and multiple cadence for film stream
  - Scene Change Detection
  - Built-in Anti-Cross color to remove abnormal color performance
  - Built-in Color Performance stabilizer for SECAM video format
  - Built-in Region Classifier engine to get flicker free image quality
- Visual Effect Processor
  - Built-in Advanced Super Resolution
  - 5th generation Advanced Scaling Up Engine
  - Support Nonlinear Scaling
  - 5th generation LTI/CTI function
  - Support 5th Color Engine
  - Global Brightness, Contrast, Hue Saturation and Intensity Adjustment
  - Built-in I-Gamma and Black Stretch for Automatic Contrast Adjustment
  - Support sRGB and xvYCC Adjustment Standard
  - De-blocking, De-Mosquito, Temporal and Spatial Noise Filter
  - Adaptively determine 3D noise filter for different noise level

- Linear Gamut Remapping
  - SD2HD detection and Processing
  - DP Meter for Dynamic backlight Control
- Display Processor
  - Embedded dual 10 bit LVDS transmitter
  - Supports single pixel / dual pixel output
  - Dithering function supports 30-bit quality for 24 bit or 18-bit panel
  - Optional Frame Sync or Free Run display synchronization modes
  - Display Resolution up to 1920x1200@60Hz and 1920x540@120Hz HDTV format
  - Built-in Gamma Correction for different type display device
  - Supports Pivot (H flipping display)
  - V flipping is in LBM
  - Support H/V sync out
- 2D-Graphic Engine / OSD
  - Bitmap Operation
    - ARGB/RGBA format
    - Copy/Color expansion
    - Logic Operation
    - Copy with alpha blending (only 16/32 bit color mode)
    - Source and destination area could be overlapped
    - Color key for the transparency effect
    - 12 Raster Operation (ROP) rules
  - Fill Rectangle
    - Color fill
    - Gradient fill
  - Scaling
    - Bicubic Algorithm
  - 8/16/32-bit OSD Architecture
  - 3 OSD Layers, each with 2 exclusive regions
  - 5 levels of transparency with pixel or frame based operation (background, video, Plane3, Plane2, Plane1)
  - Programmable width & height to meet LCD/TV's resolution exactly
  - H Bicubic scaling up and V Bilinear scaling


- Audio Interface
  - Built-in 5:1 audio ADC input mux (MAX. sampling rate 48KHz)
  - Built-in 2 audio DAC output (MAX. sampling rate 48KHz)
  - Built-in 3 I2S Output format for Power-Stage Amplifier
  - S/PDIF output supported
- Audio Processor
  - Dedicated DSP to decode compressed audio
  - 16KB instruction, 48KB data cache
  - Support ADPCM, MP3 decoder
  - Support AC3(Optional) / HE-AAC(Optional) audio format
  - Support Dolby2 Digital (Optional)/ WMA(Optional) audio format
  - DTS3(Optional)/ DTS-LBR3(Optional)
  - Automatic volume control
  - Virtual surround
- High performance 24Kec 32-bit CPU
  - Built-in Memory Management Unit
  - 16KB instruction and 16KB data cache
  - 128K L2 Cache
- Stand-by Controller
  - Support VGA / IR / Keypad / CEC/DDCCI wake-up
  - Built-in Turbo 8051 for stand-by application usage
  - Built-in Low Voltage Reset for brown out
  - Built-in EDID for saving system BOM cost
  - System power control
- TV encoder with built-in video DAC
  - Built-in 10-bit DAC for CVBS Analog Video output.
  - Support HD resolution input with high quality scaling down engine
  - Support TTX/ CC/ WSS/ VPS/ CGMS-A/Macrovision insertion

- Ethernet MAC
  - Built-in 10/100 Ethernet MAC
  - Compatible with IEEE 802.3
  - Support RMII interface with front-end Ethernet PHY
- USB host/device controller with built in transceiver
  - 2 USB host ports
  - Compliant with USB Specification Revision 2.0
  - Support high-speed, full-speed and low-speed devices
  - Integrated USB 2.0 transceiver
- HDMI receiver
  - Three HDMI Input ports(Port A is HDMI & MHL combo port)
  - HDMI 1.4a Compliant
  - Integrated HDCP 1.1 cipher engine for Content Protection
  - Support High-Level CEC Command for Easy Link between CE equipments.
  - Support Deep Color for more pixel depth information
  - Support xvYCC for wide color gamut application
  - 3D support
  - Support Audio format including
    - 2~8 -channel 32-192KHz
  - Support ARC (Audio Return Channel)
- MHL receiver
  - CBUS
    - DDC packet
    - MSC(MHL Sideband Channel) packet
    - Vendor-specific packet
  - VBUS
- Memory controller
  - NAND type flash
    - RS Support
    - RS Read Free Run
    - 4Bytes/512Byte ECC

- Timing Fine Tune
  - eMMC 4.41(Optional) type flash
  - SPI NOR type flash
  
- 3D support
  - 2D-to-3D real time conversion
  - Support mandatory HDMI 1.4a 3D video format and timing
    - 3DFP
    - 3D SBS
    - 3DTB
  - Support 100/120Hz shutter glasses half FHD 3D TV panel
  - Line interleave for directly drive 60Hz PR 3D LCD
  - Intermediate formats output support external 3D processor
  - Support separate and programmable L/R sync pin
  - Support Shutter glasses control signals
    - L/R sync signal phase, polarity, duration programmable
    - Samsung IR protocol support
  
- LZ77 Decompression engine
  - 250 MByte/sec
  - MAX search window buffer 512 byte
  - MAX search length 18
  
- LED backlight
  - PWM x 8
  - PWM delay and duty is adjustable independently
  - PWM delay is phase-locked to VS
  - support PWM frequency = 1 x VS , 2 x VS frequency
  - support I2C/SPI LED-driver interface
  
- TCON
  - Support fail-safe mode function.
  - Support Built-in 2-port 6-pair mini-LVDS output.
  - Support Resolution: FHD(1920X1080) & HD(1366X768)
  - Support over-driving function for improving LCD response time.

- Support data compression function for reducing frame data storage.
  - Support gamma function that provides 12-bit full range programming.
  - Support Built-in spread spectrum clock generator to lower the EMI issue.
  - Support CABC(Content Adaptive Brightness Control) function
  - Support mini-LVDS output Data-Skew control.
  - Support 1 line, 2 line, 1+2 line, and frame inversion mode.
  - support 8bit and 6 bit
  - support 3D frame-sequential output and 2D output
  - support 50Hz, 60Hz, 100Hz, 120Hz
- 
- Miscellaneous
    - Built-in UART controller
    - LFBGA 21x21 - 576 balls
  
  - Electrical and Physical Characteristics
    - Single 12 MHz clock input crystal
    - 1.15/1.5/2.5/3.3V power supply
    - Power standby mode
    - LFBGA-576

## Novatek NT72567 Block Diagram




## 10. USB INTERFACE

Main Concept IC has integrated 2 USB 2.0 interface. One of them is used for Ethernet function, the other one is used for USB connectivity for last user. Last user can play video, picture and audio files. Also digital channels can be record to external storage device by this interface. All SW files can be updated with interface. USB circuit has 3 main parts

- Integrated USB 2.0 Host interface of NT72567 (U112)
- Protection IC (U109) (optional\*)
- Over Current Protection IC (U110) (optional\*)

\* The max current that can be supplied for USB loads does not cause a danger for main IC. So, these ICs are used as optional.

# USB INTERFACE




## 11. DDR3 SDRAM K4B1G1646G 1GB G-DIE (U113)

The 1 GB DDR3 SDRAM G-die is organized as a 8Mbit x 16 I/Os x 8banks device. This synchronous device achieves high speed double-data-rate transfer rates of up to 2133Mb/sec/pin (DDR3-2133) for general applications. The chip is designed to comply with the following key DDR3 SDRAM features such as posted CAS, Programmable CWL, Internal (Self) Calibration, On Die Termination using ODT pin and Asynchronous Reset . All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a RAS/CAS multiplexing style. The DDR3 device operates with a single 1.5V ± 0.075V power supply and 1.5V ± 0.075V VDDQ. The 1 GB DDR3 G-die device is available in 96ball FBGA(x16).

### Features

- JEDEC standard 1.5V ± 0.075V Power Supply
- VDDQ = 1.5V ± 0.075V
- 400 MHz f<sub>CK</sub> for 800Mb/sec/pin, 533MHz f<sub>CK</sub> for 1066Mb/sec/pin, 667MHz f<sub>CK</sub> for 1333Mb/sec/pin, 800MHz f<sub>CK</sub> for 1600Mb/sec/pin, 933MHz f<sub>CK</sub> for 1866Mb/sec/pin, 1066MHz f<sub>CK</sub> for 2133Mb/sec/pin

- 8 Banks
- Programmable CAS Latency (posted CAS): 5,6,7,8,9,10,11,13,14
- Programmable Additive Latency: 0, CL-2 or CL-1 clock
- Programmable CAS Write Latency (CWL) = 5 (DDR3-800), 6 (DDR3-1066), 7 (DDR3-1333), 8 (DDR3-1600), 9(DDR3-1866) and 10(DDR3-2133)
- 8-bit pre-fetch
- Burst Length: 8 (Interleave without any limit, sequential with starting address “000” only), 4 with  $t_{CCD} = 4$  which does not allow seamless read or write [either on the fly using A12 or MRS]
- Bi-directional Differential Data-Strobe
- Internal (self) calibration: Internal self calibration through ZQ pin  
( $R_{ZQ}$ : 240 ohm  $\pm 1\%$ )
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than  $T_{CASE} 85^\circ\text{C}$ , 3.9us at  $85^\circ\text{C} < T_{CASE} \leq 95^\circ\text{C}$
- Support Industrial Temp (-40 ~ 85°C)
- Asynchronous Reset
- Package: 96 balls FBGA - x16
- All of Lead-Free products are compliant for RoHS
- All of products are Halogen-free




## Pinning

	1	2	3	4	5	6	7	8	9	
A	V <sub>DDQ</sub>	DQU5	DQU7				DQU4	V <sub>DDQ</sub>	V <sub>SS</sub>	A
B	V <sub>SSQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>				DQSU	DQU6	V <sub>SSQ</sub>	B
C	V <sub>DDQ</sub>	DQU3	DQU1				DQSU	DQU2	V <sub>DDQ</sub>	C
D	V <sub>SSQ</sub>	V <sub>DDQ</sub>	DMU				DQU0	V <sub>SSQ</sub>	V <sub>DD</sub>	D
E	V <sub>SS</sub>	V <sub>SSQ</sub>	DQL0				DML	V <sub>SSQ</sub>	V <sub>DDQ</sub>	E
F	V <sub>DDQ</sub>	DQL2	DQSL				DQL1	DQL3	V <sub>SSQ</sub>	F
G	V <sub>SSQ</sub>	DQL6	DQSL				V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>	G
H	V <sub>REFDG</sub>	V <sub>DDQ</sub>	DQL4				DQL7	DQL5	V <sub>DDQ</sub>	H
J	NC	V <sub>SS</sub>	RAS				CK	V <sub>SS</sub>	NC	J
K	ODT	V <sub>DD</sub>	CAS				CK	V <sub>DD</sub>	CKE	K
L	NC	CS	WE				A10/AP	ZQ	NC	L
M	V <sub>SS</sub>	BA0	BA2				NC	V <sub>REFCA</sub>	V <sub>SS</sub>	M
N	V <sub>DD</sub>	A3	A0				A12/BC	BA1	V <sub>DD</sub>	N
P	V <sub>SS</sub>	A5	A2				A1	A4	V <sub>SS</sub>	P
R	V <sub>DD</sub>	A7	A9				A11	A6	V <sub>DD</sub>	R
T	V <sub>SS</sub>	RESET	A13				NC	A8	V <sub>SS</sub>	T

Ball Locations (x16)


- Populated ball
- + Ball not populated

Top view  
(See the balls through the package)




## 12. SCALER AND LVDS SOCKETS

### LVDS Sockets Block Diagram




## 13. PANEL SUPPLY SWITCH CIRCUIT

This switch is used to open and close panel supply of TCON. It is controlled by port of main µcontroller. Also, with this circuit, the panel power sequences could be adjusted correctly. 2 panel supply options are connected to the circuit. All of them are optional according to panels.



## 14. SPI FLASH MEMORY



## **A. 3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI (U114)**

### **General Description**

The W25Q64FV (64M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1 $\mu$ A for power-down. All devices are offered in space-saving packages.

The W25Q64FV array is organized into 32,768 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q64FV has 2,048 erasable sectors and 128 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See figure 2.)


The W25Q64FV support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device identification, a 64-bit Unique Serial Number and four 256-bytes Security Registers.


### **Features**

- **Family of SpiFlash Memories**
  - W25Q64FV: 64M-bit / 8M-byte (8,388,608)
  - Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
  - Dual SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, /WP, /Hold
  - Quad SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
  - QPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
- **Highest Performance Serial Flash**
  - 104MHz Standard/Dual/Quad SPI clocks
  - 208/416MHz equivalent Dual/Quad SPI
  - 50MB/S continuous data transfer rate
  - More than 100,000 erase/program cycles
  - More than 20-year data retention
- **Efficient “Continuous Read” and QPI Mode**
  - Continuous Read with 8/16/32/64-Byte Wrap
  - As few as 8 clocks to address memory
  - Quad Peripheral Interface (QPI) reduces instruction overhead
  - Allows true XIP (execute in place) operation
  - Outperforms X16 Parallel Flash
- **Low Power, Wide Temperature Range**
  - Single 2.7 to 3.6V supply
- 4mA active current, <1 $\mu$ A Power-down (typ.)
- -40°C to +85°C operating range
- **Flexible Architecture with 4KB sectors**
  - Uniform Sector Erase (4K-bytes)
  - Uniform Block Erase (32K and 64K-bytes)
  - Program 1 to 256 byte per programmable page
  - Erase/Program Suspend & Resume
- **Advanced Security Features**
  - Software and Hardware Write-Protect
  - Top/Bottom, 4KB complement array protection
  - Power Supply Lock-Down and OTP protection
  - 64-Bit Unique ID for each device
  - Discoverable Parameters (SDFP) Register
  - 3X256-Bytes Security Registers with OTP locks
  - Volatile & Non-volatile Status Register Bits
- **Space Efficient Packaging**
  - 8-pin SOIC/VSON 208-mil
  - 8-pad WSON 6x5-mm/8x6-mm
  - 16-pin SOIC 300-mil
  - 8-pin PDIP 300-mil
  - 24-ball TFBGA 8x6-mm
  - Contact Winbond for KGD and other options

## Block Diagram



## Pinning



PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>*1</sup>
3	/WP (IO <sub>2</sub> )	I/O	Write Protect Input ( Data Input Output 2) <sup>*2</sup>
4	GND		Ground
5	DI (IO <sub>0</sub> )	I/O	Data Input (Data Input Output 0) <sup>*1</sup>
6	CLK	I	Serial Clock Input
7	/HOLD (IO <sub>3</sub> )	I/O	Hold Input (Data Input Output 3) <sup>*2</sup>
8	VCC		Power Supply

## B. 3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI (U115)

### General Description

The W25Q32FV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1µA for power-down. All devices are offered in space-saving packages.

The W25Q32FV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32FV has 1,024 erasable sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See Figure 2.)


The W25Q32FV support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device ID and SDFP Register, a 64-bit Unique Serial Number and three 256-bytes Security Registers.


## Features

- **New Family of SpiFlash Memories**
  - W25Q32FV: 32M-bit / 4M-byte
  - Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
  - Dual SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, /WP, /Hold
  - Quad SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
  - QPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
  - Software & Hardware Reset
- **Highest Performance Serial Flash**
  - 104MHz Single, Dual/Quad SPI clocks
  - 208/416MHz equivalent Dual/Quad SPI
  - 50MB/S continuous data transfer rate
  - More than 100,000 erase/program cycles
  - More than 20-year data retention
- **Efficient “Continuous Read” and QPI Mode**
  - Continuous Read with 8/16/32/64-Byte Wrap
  - As few as 8 clocks to address memory
  - Quad Peripheral Interface (QPI) reduces instruction overhead
  - Allows true XIP (execute in place) operation
  - Outperforms X16 Parallel Flash
- **Low Power, Wide Temperature Range**
  - Single 2.7 to 3.6V supply
- 4mA active current, <1µA Power-down (typ.)
- -40°C to +85°C operating range
- **Flexible Architecture with 4KB sectors**
  - Uniform Sector/Block Erase (4K/32K/64K-Byte)
  - Program 1 to 256 byte per programmable page
  - Erase/Program Suspend & Resume
- **Advanced Security Features**
  - Software and Hardware Write-Protect
  - Power Supply Lock-Down and OTP protection
  - Top/Bottom, Complement array protection
  - Individual Block/Sector array protection
  - 64-Bit Unique ID for each device
  - Discoverable Parameters (SFDP) Register
  - 3X256-Bytes Security Registers with OTP locks
  - Volatile & Non-volatile Status Register Bits
- **Space Efficient Packaging**
  - 8-pin SOIC 208-mil / VSOP 208-mil
  - 8-pad WSON 6x5-mm / 8x6-mm
  - 16-pin SOIC 300-mil (additional /RESET pin)
  - 8-pin PDIP 300-mil
  - 24-ball TFBGA 8x6-mm (6x4/5x5 ball array)
  - Contact Winbond for KGD and other options

## Block Diagram




## Pinning




PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO <sub>1</sub> )	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
3	/WP (IO <sub>2</sub> )	I/O	Write Protect Input ( Data Input Output 2) <sup>(2)</sup>
4	GND		Ground
5	DI (IO <sub>0</sub> )	I/O	Data Input (Data Input Output 0) <sup>(1)</sup>
6	CLK	I	Serial Clock Input
7	/HOLD or /RESET (IO <sub>3</sub> )	I/O	Hold or Reset Input (Data Input Output 3) <sup>(2)</sup>
8	VCC		Power Supply

## 15. CONNECTORS

### A. SCART (SC100)




## B. HDMI (CN115, CN116)




Pin Number	Signal Name	Pin Number	Signal Name
1	TMDS Data 2+	20	SHELL
2	TMDS Data 2 Shield	19	Hot Plug Detect
3	TMDS Data 2-	18	+5V Power
4	TMDS Data 1+	17	Ground
5	TMDS Data 1 Shield	16	DDC Data
6	TMDS Data 1-	15	DDC Clock
7	TMDS Data 0+	14	No Connect
8	TMDS Data 0 Shield	13	CEC
9	TMDS Data 0-	12	TMDS Clock-
10	TMDS Clock+	11	TMDS Clock Shield

## C. USB (CN112)




Pin	Name	Cable color	Description
1	VBUS	Red	5 V
2	D-	White (gold*)	Data -
3	D+	Green	Data +
4	GND	Black (blue*)	Ground


## D. VGA (CN117)



## E. ETHERNET (CN114)




## F. COMMON INTERFACE (CI) (CN106)




## 16. SERVICE MENU SETTINGS

In order to reach the service menu, first press “MENU” button, then press “4725” from the remote controller keypad.


Following setting options be seen as below.



## A. VIDEO SETTINGS




## B. AUDIO SETTINGS




## C. OPTIONS SETTINGS

### OPTION 1



### OPTION 2



## OPTION 3

OPTIONS 3	
PVR	Enabled
Customer	OEM
Cable Support	Yes
Satellite Support	Yes
DSmart	Disabled
Digiturk	Disabled
Orf	Disabled
Astra HD+	Disabled
Virtual Remote	Disabled
SDT Service Additon	Enabled



Read-only



Return



Exit

## D. TUNNING SETTINGS

TUNING SETTINGS	
Tuner Type	Si2153
Tuner Firmware Version	0x0
Tuner Build Number	0x0
Tuner T2 Demod FW	0x0



Read-only




Return




Exit

## **E. SOURCE SETTINGS**



## **F. DIAGNOSTIC**



## **G. USB OPERATIONS**

USB Operations is used for updating panel, audio, video, etc. configuration parameters on the main software. Necessary files should be copied in the USB stick root directory not in a file. In addition, the tool called mksquashfs needs to be copied in the root directory. Below files can be updated;

- ptf.ptf
- PQF.bin
- PCF.pcf
- preset\_list.sdx
- AQ.bin
- bornova\_hwprofile.bin
- bornova\_swprofile.bin
- logo.bin
- hdmiedid.bin
- vgaedid.bin
- PRODUCTION\_CREDENTIALS.bin
- hdcpkey.bin

After making ready USB stick contents, plug the stick in to TV and run Usb Operations in one of the two ways, via service menu or running test tool command of "USBOPERATIONS"

The update will be finished within couple of seconds. If everything goes well, you will get following messages in bold format at the uart output,

**>>> Update RO success <<<**

...

**>>> Update ROFIX success <<<**

## **17. SOFTWARE UPDATE**

Software update procedure can be done by following these steps below:

1. The format of the USB stick, which will be used in software update, should be in FAT32.
2. “bornova\_usb\_update.bin” and “bornova\_usb\_update.scr” files should be copied in the root directory.
3. Plug in USB stick to the TV when it is powered off.
4. Press and hold the “OK” button in the remote controller while the TV is turned off then turn on the TV.  
When IR LED starts to blink, release the “OK” button and wait for installation. It may take several minutes.

This procedure finishes successfully with First Time Installation screen and then required selections will be done


## 18. TROUBLESHOOTING

### A. NO BACKLIGHT PROBLEM


Problem: TV is working, IR led is OFF but there is no picture and backlight on the panel.

Possible causes: BACKLIGHT\_ON/OFF pin, DIMMING pin, backlight supply, STBY ON/OFF pin


Solution: BACKLIGHT\_ON/OFF pin should be high in backlight open position. If it is low, please check Q100 and panel cables.




DIMMING pin should be high or square wave in backlight open position. If it is low, please check S128 for Novatek side and panel or power cables, connectors.



For W/ADAPTOR models, backlight power supply should be in panel specs. Please check CN102 and related connectors for power supply cards.



STBY\_ON/OFF should be low for standby on condition, please check R104.




## B. CI MODULE PROBLEM

Problem: CI is not working when CI module inserted.

Possible causes: Supply, supply control pin, detect pins, mechanical positions (short circuit) of pins.


Solution: CI supply should be 5V when CI module inserted. If it is not 5V please check CI\_POWER\_CTRL, this pin should be low.



Please check mechanical positions of CI module in case a short circuit.

Detect ports should be low. If it is not low, please check CI connector pins, CI module pins and VCC\_PCMCIA.

# CI INTERFACE




## C. LED BLINKING PROBLEM

Problem: LED blinking, no other operation

Possible causes: A short circuit on Vcc voltages.

Solution: Protect pin should be logic high while the TV is in normal operation. When there is a short circuit, protect pin will be logic low. If you detect logic low on protect pin, unplug the TV set and control voltage points with a multimeter to find the shorted voltage to ground.




#### D. IR PROBLEM

Problem: IR or LED is not working.

Possible causes: No supply on the LED card.

Solution: Please check LED card supply.




## **E. KEYPAD OR TOUCHPAD PROBLEM**

Problem: Keypad or Touchpad is not working.

Possible causes: No supply on the Keypad card.

Solution: Please check Keypad supply and KEYBOARD pin.




**EXT KEYPAD**

## F. USB PROBLEMS

Problem: USB is not working or no USB Detection.

Possible causes: No supply on the USB Interface circuit.

Solution: Please check USB Supply, it should be nearly 5V.




## G. NO SOUND PROBLEM AT MAIN SPEAKERS

Problem: No audio at main speaker outputs.

Possible causes: No supply voltages on VDD\_AUDIO, 5V\_VCC, 3V3\_VCC, 12V\_VCC or VDD\_AUDIO\_PWR. A problem in headphone connector or headphone detect circuit.

Solution: Please check supply voltages of VDD\_AUDIO, 5V\_VCC, 3V3\_VCC, 12V\_VCC and VDD\_AUDIO\_PWR with a voltage-meter. Please check headphone connector and headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP\_DETECT pin, it should be 3.3v.

**Please check  
voltages**




**Please check  
voltages**

## H. NO SOUND PROBLEM AT HEADPHONE

Problem: No audio at headphone output.

Possible causes: No supply voltages on 5V\_VCC, 3V3\_VCC or a problem in headphone connector or headphone detect pin.

Solution: Please check supply voltages of 5V\_VCC, 3V3\_VCC with a voltage-meter. Please check headphone connector and headphone detect pin when the headphone is plugged in. Measure voltage at HP\_DETECT pin, it should be low state (0V). A headphone sign should be seen in OSD screen when volume up or down button is pressed in the remote controller.



## ***I. STANDBY ON/OFF PROBLEM***

Problem: Device cannot boot, TV hangs in standby mode.

Possible causes: No power supply or a problem about software.

Solution: Please check 12V\_VCC, 5V\_VCC and 3V3\_VCC with a voltage-meter. Try to update TV with latest SW. Additionally it is good to check SW printouts via hyper-terminal (or TeraTerm). These printouts may give a clue about the problem.


## ***J. DVD PROBLEM***

Problem: DVD is not working.

Possible causes: A problem in Service menu or no DVD supply voltage.

Solution: Please check that DVD source is selected in Service menu. Please check supply voltage of DVD namely 12V\_VCC.

**DVD INTERFACE**




## **K. NO SIGNAL PROBLEM**


Problem: No signal in TV mode.


Possible causes: A problem in Service menu or no tuner supply voltage.

Solution: Please check tuner supply voltage; 3V3\_TUN. Check tuner options are correctly set in Service menu.




Check AGC voltage at IF\_AGC pin of tuner, it should be more than 2V.









SAP CODE 30070522

**SAV INPUT**

SAP CODE 30071149

**COAX SPDIF OUT**

VESTEL PROJECT NAME : 17mb55


SCH NAME :02\_PERIPHERALS


A3


DRAWN BY :Ulas Dereli


T. SHT9





24-06-2013\_16:00









**ADAPTER SOCKET****12V\_STBY****DIMMING CIRCUIT****SHORT CCT PROTECTION**